Synthesizable VHDL Design for FPGAs (PDF)
(Sprache: Englisch)
This book provides a gradual description of very-high-speed integrated circuits hardware description language (VHDL), targeting the design of digital systems to be implemented in field-programmable gate array (FPGA) platforms. It is organized in a very...
sofort als Download lieferbar
Printausgabe Fr. 169.90
eBook (pdf)
Fr. 121.50
inkl. MwSt.
- Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
Produktdetails
Produktinformationen zu „Synthesizable VHDL Design for FPGAs (PDF)“
This book provides a gradual description of very-high-speed integrated circuits hardware description language (VHDL), targeting the design of digital systems to be implemented in field-programmable gate array (FPGA) platforms. It is organized in a very didactic way. The adopted methodolgy was matured over 20 years of teaching experience in the subject. The examples in the book were planned targeting two FPGA platforms, one used widely around the world and the other one developed by a Brazilian company.
Autoren-Porträt von Eduardo Augusto Bezerra, Djones Vinicius Lettnin
Dr. Eduardo Bezerra is a Researcher and Lecturer of Computer Engineering at Universidade Federal de Santa Catarina (UFSC), where he is with the Department of Electrical Engineering since 2010. He received his Ph.D. in Computer Engineering from the University of Sussex (Space Science Centre), England, UK, in 2002. His research interests are in the areas of embedded systems, computer architecture, reconfigurable systems (FPGAs), space applications, software & hardware testing, fault tolerance and microprocessor applications. Djones Lettnin has Master¿s in Electric Engineering at Catholic University of Rio Grande do Sul (2004), Brazil, and Sc.D. in Computer Engineering at the Eberhard Karls University of Tübingen (2009), Germany. In August 2011 he became Professor at Federal University of Santa Catarina, Brazil. Since August 2012 he is first coordinator of the Cadence Academic Network in Latin America. His main interests are in design and functional verification of hardware and embedded software with main focus on: modeling of embedded systems, digital design, verification based on assertions, semiformal and formal verification using model checking.
Bibliographische Angaben
- Autoren: Eduardo Augusto Bezerra , Djones Vinicius Lettnin
- 2013, 2014, 157 Seiten, Englisch
- Verlag: Springer-Verlag GmbH
- ISBN-10: 3319025473
- ISBN-13: 9783319025476
- Erscheinungsdatum: 21.10.2013
Abhängig von Bildschirmgrösse und eingestellter Schriftgrösse kann die Seitenzahl auf Ihrem Lesegerät variieren.
eBook Informationen
- Dateiformat: PDF
- Grösse: 9.47 MB
- Ohne Kopierschutz
- Vorlesefunktion
Sprache:
Englisch
Kommentar zu "Synthesizable VHDL Design for FPGAs"
0 Gebrauchte Artikel zu „Synthesizable VHDL Design for FPGAs“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Synthesizable VHDL Design for FPGAs".
Kommentar verfassen