Model and Design of Improved Current Mode Logic Gates (PDF)
- Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
This book presents MOSFET-based current mode logic (CML) topologies, which increase the speed, and lower the transistor count, supply voltage and power consumption. The improved topologies modify the conventional PDN, load, and the current source sections of the basic CML gates.
Electronic system implementation involves embedding digital and analog circuits on a single die shifting towards mixed-mode circuit design. The high-resolution, low-power and low-voltage analog circuits are combined with high-frequency complex digital circuits, and the conventional static CMOS logic generates large current spikes during the switching (also referred to as digital switching noise), which degrade the resolution of the sensitive analog circuits via supply line and substrate coupling. This problem is exacerbated further with scaling down of CMOS technology due to higher integration levels and operating frequencies. In the literature, several methods are described to reduce the propagation of the digital switching noise. However, in high-resolution applications, these methods are not sufficient. The conventional CMOS static logic is no longer an effective solution, and therefore an alternative with reduced current spikes or that draws a constant supply current must be selected. The current mode logic (CML) topology, with its unique property of requiring constant supply current, is a promising alternative to the conventional CMOS static logic.
Dr. Neeta Pandey received her M.E. in Microelectronics from Birla Institute of Technology and Sciences, Pilani in 1991 and Ph.D. from Guru Gobind Singh Indraprastha University, Delhi in 2009. She has served in Central Electronics Engineering Research Institute, Pilani, Indian Institute of Technology, Delhi, Priyadarshini College of Computer Science, Noida and Bharati Vidyapeeth's College of Engineering, Delhi in various capacities. At present, she is a professor in the ECE department, Delhi Technological University. Her teaching and research interests include analog and digital VLSI design.
A life member of ISTE, and senior member of IEEE, USA, she has coauthored over 100 papers in international, national journals of repute and conferences.
Dr. Maneesha Gupta is currently a Professor at the Electronics & Communication Engineering Department of the Netaji Subhas University of Technology, India. She received her B.E. in Electronics & Communication Engineering from the Government Engineering College, Jabalpur in 1981, M.E. in Electronics & Communication Engineering from the same university in 1983, and her PhD. in Electronics Engineering (Analysis, Synthesis & Applications of Switched Capacitor Circuits) from the Indian Institute of Technology, Delhi in
Her teaching and research interests include switched capacitor circuits and analog signal processing. Dr. Gupta has co-authored over 150 research papers in the above areas in various international/national journals and conferences.
- Autoren: Kirti Gupta , Neeta Pandey , Maneesha Gupta
- 2019, 1st ed. 2020, 171 Seiten, Englisch
- Verlag: Springer-Verlag GmbH
- ISBN-10: 9811509824
- ISBN-13: 9789811509827
- Erscheinungsdatum: 22.11.2019
Abhängig von Bildschirmgrösse und eingestellter Schriftgrösse kann die Seitenzahl auf Ihrem Lesegerät variieren.
- Dateiformat: PDF
- Grösse: 5.43 MB
- Ohne Kopierschutz
- Vorlesefunktion
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Model and Design of Improved Current Mode Logic Gates".
Kommentar verfassen