Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications (PDF)
(Sprache: Englisch)
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
Gaurav Singh
Sandeep K. Shukla
This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent...
Gaurav Singh
Sandeep K. Shukla
This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent...
sofort als Download lieferbar
eBook (pdf)
Fr. 118.00
inkl. MwSt.
- Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
Produktdetails
Produktinformationen zu „Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications (PDF)“
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
Gaurav Singh
Sandeep K. Shukla
This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the design's power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs.
.Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at a higher level of abstraction;
.Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption);
.Includes detailed experimental results obtained by applying the techniques introduced on benchmark hardware designs.
Gaurav Singh
Sandeep K. Shukla
This book introduces novel techniques for generating low-power hardware from a high-level description of a design in terms of Concurrent Action-Oriented Specifications (CAOS). It also describes novel techniques for formal verification of such designs. It will provide the readers with definitions of various power optimization and formal verification problems related to CAOS-based synthesis, necessary background concepts, techniques to generate hardware according to the design's power requirements, and detailed experimental results obtained by applying the techniques introduced on realistic hardware designs.
.Presents detailed analysis of various power optimization problems associated with high-level synthesis, as well as novel techniques for reducing power consumption of hardware designs at a higher level of abstraction;
.Discusses various formal verification issues associated with synthesizing different possible versions of a hardware design (differing in their latency, area, and/or power consumption);
.Includes detailed experimental results obtained by applying the techniques introduced on benchmark hardware designs.
Bibliographische Angaben
- Autoren: Gaurav Singh , Sandeep Kumar Shukla
- 2010, 154 Seiten, Englisch
- Verlag: Springer-Verlag GmbH
- ISBN-10: 1441964819
- ISBN-13: 9781441964816
- Erscheinungsdatum: 23.07.2010
Abhängig von Bildschirmgrösse und eingestellter Schriftgrösse kann die Seitenzahl auf Ihrem Lesegerät variieren.
eBook Informationen
- Dateiformat: PDF
- Grösse: 2.60 MB
- Ohne Kopierschutz
- Vorlesefunktion
Sprache:
Englisch
Kommentar zu "Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications"
0 Gebrauchte Artikel zu „Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications".
Kommentar verfassen