Languages, Design Methods, and Tools for Electronic System Design / Lecture Notes in Electrical Engineering Bd.611 (PDF)

Tom J Kazmierski is an Associate Professor the Electronic Systems and Software Research Group at the Faculty of Physical Sciences and Engineering, University of Southampton, UK. He received the M.S. degree in Electronic Engineering from the Warsaw University of Technology, Warsaw, Poland, in 1973 and the Ph.D. degree from the Military University of Technology, Warsaw, in 1976. He pursues research into numerical modelling, simulation, and synthesis techniques for computer-aided design of very large scale integration (VLSI) circuits and mixed-technology systems. From 1989 to 1990 he was a Lecturer in Microelectronics at the Griffith University in Brisbane, Australia. From 1990 to 1991 Tom worked as a Visiting Research Scientist at the IBM VLSI Technology Division, San Jose, CA, USA where he developed and patented synchronisation techniques for multi-solver simulation backplanes. He has contributed to the development of the VHDL-AMS standard by the IEEE, served as Chair of theIEEE DASC P1076.1 (VHDL-AMS) Working Group from 1999 to 2005. He has published over 160 papers, edited three books, and given a number of conference keynotes, invited talks and tutorials mostly in the area of analogue and mixed signal synthesis and hardware description languages. In recent years he has been working on simulation techniques, applications of VHDL-AMS and other hardware description languages to high-level system modelling and synthesis, including automated analogue and mixed-signal synthesis for ASIC design, synthesis of artificial VLSI neural networks, performance modelling of mixed-technology electromechanical systems and energy-harvester powered sensor nodes.







The research of Sebastian Steinhorst (b. 1980) centers around design methodology and the hard­ware/software co-design of distributed embedded systems for use in Internet of Things, smart energy and automotive applications. Key aspects are the architecture, modelling, verification, efficiency,