ASIC/SoC Functional Design Verification (PDF)
A Comprehensive Guide to Technologies and Methodologies
(Sprache: Englisch)
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon The author outlines all...
sofort als Download lieferbar
Printausgabe Fr. 177.00
eBook (pdf)
Fr. 130.00
inkl. MwSt.
- Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
Produktdetails
Produktinformationen zu „ASIC/SoC Functional Design Verification (PDF)“
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon The author outlines all of the verification sub-fields at a high level, with just enough depth to allow a manager/decision maker or an engineer to grasp the field which can then be pursued in detail with the provided references. He describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA)analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.
Autoren-Porträt von Ashok B. Mehta
Ashok Mehta has been working in the ASIC/SoC design and verification field for over 20 years. He started his career at Digital Equipment Corporation (DEC) working as a CPU design engineer. He then worked at Data General, Intel (first Pentium Architecture Verification team) and after a route of couple of startups, worked at Applied Micro and currently at TSMC.
He was a very early adopter of Verilog and participated in Verilog, VHDL, iHDL (Intel HDL) and SDF (standard delay format) technical subcommittees. He has also been a proponent of ESL (Electronic System Level) designs. At TSMC he architected and went into production with two industry standard TSMC ESL Reference Flows that take designs from ESL to RTL while preserving the verification environment for reuse from ESL to RTL.
He holds 14 U.S. Patents in the field of SoC and 3DIC design verification.
He is also the author of Second Edition of the book "SystemVerilog Assertions and FunctionalCoverage - A comprehensive guide to languages, methodologies and applications". Springer (June 2016).
Ashok earned an MSEE from University of Missouri.
In his spare time, he is an amateur photographer and likes to play drums on 70's rock music driving his neighbors up the wall J
Bibliographische Angaben
- Autor: Ashok B. Mehta
- 2017, 1st ed. 2018, 328 Seiten, Englisch
- Verlag: Springer-Verlag GmbH
- ISBN-10: 3319594184
- ISBN-13: 9783319594187
- Erscheinungsdatum: 28.06.2017
Abhängig von Bildschirmgrösse und eingestellter Schriftgrösse kann die Seitenzahl auf Ihrem Lesegerät variieren.
eBook Informationen
- Dateiformat: PDF
- Grösse: 16 MB
- Ohne Kopierschutz
- Vorlesefunktion
Sprache:
Englisch
Kommentar zu "ASIC/SoC Functional Design Verification"
0 Gebrauchte Artikel zu „ASIC/SoC Functional Design Verification“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "ASIC/SoC Functional Design Verification".
Kommentar verfassen