Layout Minimization of CMOS Cells / The Springer International Series in Engineering and Computer Science Bd.160 (PDF)
(Sprache: Englisch)
The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer aided-design...
sofort als Download lieferbar
eBook (pdf)
Fr. 118.00
inkl. MwSt.
- Kreditkarte, Paypal, Rechnung
- Kostenloser tolino webreader
Produktdetails
Produktinformationen zu „Layout Minimization of CMOS Cells / The Springer International Series in Engineering and Computer Science Bd.160 (PDF)“
The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer aided-design (CAD) programs are required to automate the difficult layout process. Prior CAD methods are inexact or limited in scope, and produce layouts whose area, and consequently manufacturing costs, are larger than necessary. This book addresses the problem of minimizing exactly the layout area of an important class of basic IC structures called CMOS cells. First, we precisely define the possible goals in area minimization for such cells, namely width and height minimization, with allowance for area-reducing reordering of transistors. We reformulate the layout problem in terms of a graph model and develop new graph-theoretic concepts that completely characterize the fundamental area minimization problems for series-parallel and nonseries-parallel circuits. These concepts lead to practical algorithms that solve all the basic layout minimization problems exactly, both for a single cell and for a one-dimensional array of such cells. Although a few of these layout problems have been solved or partially solved previously, we present here the first complete solutions to all the problems of interest.
Bibliographische Angaben
- Autoren: Robert L. Maziasz , John P. Hayes
- 2012, 1992, 169 Seiten, Englisch
- Verlag: Springer, New York
- ISBN-10: 1461536243
- ISBN-13: 9781461536246
- Erscheinungsdatum: 06.12.2012
Abhängig von Bildschirmgrösse und eingestellter Schriftgrösse kann die Seitenzahl auf Ihrem Lesegerät variieren.
eBook Informationen
- Dateiformat: PDF
- Grösse: 15 MB
- Mit Kopierschutz
- Vorlesefunktion
Sprache:
Englisch
Kopierschutz
Dieses eBook können Sie uneingeschränkt auf allen Geräten der tolino Familie lesen. Zum Lesen auf sonstigen eReadern und am PC benötigen Sie eine Adobe ID.
Kommentar zu "Layout Minimization of CMOS Cells / The Springer International Series in Engineering and Computer Science Bd.160"
0 Gebrauchte Artikel zu „Layout Minimization of CMOS Cells / The Springer International Series in Engineering and Computer Science Bd.160“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Layout Minimization of CMOS Cells / The Springer International Series in Engineering and Computer Science Bd.160".
Kommentar verfassen