Timing Performance of Nanometer Digital Circuits Under Process Variations
(Sprache: Englisch)
This book discusses the digital design of integrated circuits under process variations, with a focus on design-time solutions. The authors describe a step-by-step methodology, going from logic gates to logic paths to the circuit level. Topics are presented...
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
Fr. 141.50
inkl. MwSt.
- Kreditkarte, Paypal, Rechnungskauf
- 30 Tage Widerrufsrecht
Produktdetails
Produktinformationen zu „Timing Performance of Nanometer Digital Circuits Under Process Variations “
Klappentext zu „Timing Performance of Nanometer Digital Circuits Under Process Variations “
This book discusses the digital design of integrated circuits under process variations, with a focus on design-time solutions. The authors describe a step-by-step methodology, going from logic gates to logic paths to the circuit level. Topics are presented in comprehensively, without overwhelming use of analytical formulations. Emphasis is placed on providing digital designers with understanding of the sources of process variations, their impact on circuit performance and tools for improving their designs to comply with product specifications. Various circuit-level "design hints" are highlighted, so that readers can use then to improve their designs. A special treatment is devoted to unique design issues and the impact of process variations on the performance of FinFET based circuits. This book enables readers to make optimal decisions at design time, toward more efficient circuits, with better yield and higher reliability.Inhaltsverzeichnis zu „Timing Performance of Nanometer Digital Circuits Under Process Variations “
Introduction.- Mathematical Fundamentals.- Process Variations.- Gate delay under process variations.- Path Delay Under Process Variations.- Circuit Analysis under Process Variations.- FinFET Technology and design issues.Autoren-Porträt von Victor Champac, Jose Garcia Gervacio
Victor Champac received the Electrical Engineering Degree in 1987 from the Autonomous University of Nuevo Leon, Mexico. He received the Ph.D. degree in 1993 from the Polytechnic University of Catalonia (UPC), Spain. From 1988 to 1993 he was Associate Professor at the Electronic Engineering Department of the UPC. In 1993 he joined the National Institute for Astrophysics, Optics and Electronics (INAOE) in Mexico where he is Titular Professor. He made sabbatical in 2001-2002 at Motorola and in 2010-2011 at the University of California (UCSD). Dr. Champac was a co-founder of the Test Technology Technical Council-Latin America of IEEE Computer Society. He was co-General Chair of the 2nd, 9th, 13th and 16th IEEE Latin-American Test Workshop (now Latin-American Test Symposium). He has also served as Guest Editor of the Journal of Electronics Testing, Springer. He is member of the Editorial Board of Journal of Electronic Testing (JETTA). He is a Senior member of the IEEE and the National Research System (SNI) in Mexico. He has served as program and organizing committee member of several international conferences. Dr. Champac received the best paper award of the IEEE Latin American Test Workshop in 2008. He has published more than 120 papers in international journals and conferences. His research lines include: circuit design under process variations, aging reliable circuit design, defect modeling in leading technologies, and development of new test strategies. Jose Garcia Gervacio received the Electronics Engineering Degree in 1987 from the Technological Institute of Celaya, Mexico. He received the Master and Ph.D. degree in 2003 and 2009, respectively, from the National Institute for Astrophysics, Optics, and Electronics (INAOE), Mexico. From 2010 to 2011 he was an assistant professor at INAOE. From 2011 to 2013 he occupied a postdoctoral position in the Research center in Micro and Nanotechnology (MICRONA) of the University Veracruzana. Since
... mehr
2013 he is Full-time Professor of the University Veracruzana in Xalapa, Mexico. He has served as program and organizing committee member of the 4th Biannual European - Latin American Summer School on Design, Test, and Reliability (BELAS-2015). He served as organizing committee member of the 16th IEEE Latin American Test Symposium (LATS-2015). His research interest is focused on the design and testing of VLSI digital circuits.
... weniger
Bibliographische Angaben
- Autoren: Victor Champac , Jose Garcia Gervacio
- 2019, Softcover reprint of the original 1st ed. 2018, XVIII, 185 Seiten, 91 farbige Abbildungen, Masse: 15,5 x 23,5 cm, Kartoniert (TB), Englisch
- Verlag: Springer, Berlin
- ISBN-10: 3030092399
- ISBN-13: 9783030092399
Sprache:
Englisch
Kommentar zu "Timing Performance of Nanometer Digital Circuits Under Process Variations"
0 Gebrauchte Artikel zu „Timing Performance of Nanometer Digital Circuits Under Process Variations“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Timing Performance of Nanometer Digital Circuits Under Process Variations".
Kommentar verfassen