Power-Aware Testing and Test Strategies for Low Power Devices
(Sprache: Englisch)
Power-aware testing methods for conventional circuits and systems are explored in this volume, while providing safe testing techniques without compromising reliability. State-of-the-art industrial practices are discusses, as well as EDA solutions.
Voraussichtlich lieferbar in 3 Tag(en)
versandkostenfrei
Buch (Kartoniert)
Fr. 130.00
inkl. MwSt.
- Kreditkarte, Paypal, Rechnungskauf
- 30 Tage Widerrufsrecht
Produktdetails
Produktinformationen zu „Power-Aware Testing and Test Strategies for Low Power Devices “
Power-aware testing methods for conventional circuits and systems are explored in this volume, while providing safe testing techniques without compromising reliability. State-of-the-art industrial practices are discusses, as well as EDA solutions.
Klappentext zu „Power-Aware Testing and Test Strategies for Low Power Devices “
Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipation during functional operation. The usage of these strategies has various implications on manufacturing test, and power-aware test is therefore increasingly becoming a major consideration during design-for-test and test preparation for low power devices. This book explores existing solutions for power-aware test and design-for-test of conventional circuits and systems, and surveys test strategies and EDA solutions for testing low power devices.
Inhaltsverzeichnis zu „Power-Aware Testing and Test Strategies for Low Power Devices “
Fundamentals of VLSI Testing.- Power Issues During Test.- Low-Power Test Pattern Generation.- Power-Aware Design-for-Test.- Power-Aware Test Data Compression and BIST.- Power-Aware System-Level Test Planning.- Low-Power Design Techniques and Test Implications.- Test Strategies for Multivoltage Designs.- Test Strategies for Gated Clock Designs.- Test of Power Management Structures.- EDA Solution for Power-Aware Design-for-Test.
Bibliographische Angaben
- 2014, 2010, XXI, 363 Seiten, Masse: 15,5 x 23,5 cm, Kartoniert (TB), Englisch
- Herausgegeben: Patrick Girard, Nicola Nicolici, Xiaoqing Wen
- Verlag: Springer, Berlin
- ISBN-10: 1489983139
- ISBN-13: 9781489983138
Sprache:
Englisch
Kommentar zu "Power-Aware Testing and Test Strategies for Low Power Devices"
0 Gebrauchte Artikel zu „Power-Aware Testing and Test Strategies for Low Power Devices“
| Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
|---|
Schreiben Sie einen Kommentar zu "Power-Aware Testing and Test Strategies for Low Power Devices".
Kommentar verfassen