

Contents

1 The Economic Implications of Moore's Law

<i>G.D. Hutcheson</i>	1
1.1 Introduction	1
1.2 Moore's Law: A Description	1
1.3 The History of Moore's Law	2
1.4 The Microeconomics of Moore's Law	13
1.5 The Macroeconomics of Moore's Law	21
1.6 Moore's Law Meets Moore's Wall: What is Likely to Happen....	23
1.7 Conclusion	27
1.8 Appendix A	28
References	30

Part I Classical Regime for SiO₂

2 Brief Notes on the History of Gate Dielectrics in MOS Devices

<i>E. Kooi</i>	33
2.1 Early Attempts to Make Insulating-Gate Field-Effect Transistors; Surface States.....	33
2.2 Passivation of Silicon Surfaces by Thermal Oxidation; Planar Transistor Technology	34
2.3 Positive Oxide Charge and Surface States at the Si-SiO ₂ Interface	35
2.4 Instabilities Due to Ion Drift Effects	36
2.5 Phosphate-silicate Glass Helped	37
2.6 Other Materials Tried as Gate-Dielectric Layers	37
2.7 Thermal Oxidation of Silicon	38
2.8 Segregation of Dopants at the Si-SiO ₂ Interface	39
2.9 Other Silicon Oxide Preparation Techniques	40
2.10 Thick Field Oxides	41
2.11 Breakdown Strength of SiO ₂ , Defect Density, Moore's Law.....	41
2.12 Weak Oxide Regions in MOS Structures, Kooi Effect	41
2.13 Al Gate MOS Devices; PMOS IC's	42
2.14 Silicon Gate MOS Devices, NMOS and CMOS IC's	42

2.15 Decrease of Oxide Thickness Connected with Downscaling
of MOS Structure 43
References 43

**3 SiO₂ Based MOSFETS:
Film Growth and Si-SiO₂ Interface Properties**

E.A. Irene 45
3.1 SiO₂ Prior to 1970..... 45
 3.1.1 Introduction 45
 3.1.2 A Brief Historical Survey 45
 3.1.3 What Is a MOSFET? 46
 3.1.4 How Does a MOSFET Work? 48
 3.1.5 Interface Electronic States and Charge 48
 3.1.6 Implications of the Charges on MOSFET Operation 49
 3.1.7 The Silicon Oxidation Model: Early Studies 51
3.2 After 1970: Progress in Understanding 55
 3.2.1 *In situ* Real-Time Oxidation Studies:
 Dry O₂, the Effects of Water and Other Impurities 56
 3.2.2 Arrhenius Behavior and Deviations 61
 3.2.3 Stress Effects on Oxidation Kinetics 62
 3.2.4 Orientation Effects on Oxidation Kinetics 65
 3.2.5 Effects of Light on Oxidation Kinetics 68
 3.2.6 The Thin Film Regime (< 20 nm) 71
 3.2.7 The Si-SiO₂ Interface: Measurement and Implications .. 73
3.3 Modern Era: The Quest for Thinner SiO₂ and Alternatives 76
 3.3.1 Ultra-thin SiO₂ Film Metrology 76
 3.3.2 Interfacial Roughness at the Si-SiO₂ Interface 80
 3.3.3 Ultra-thin Film SiO₂ Films
 and the Future of Gate Dielectrics 85
References 86

4 Oxide Reliability Issues

R. Degraeve 91
4.1 Thin Oxide Layer Degradation Under Electrical Stress 91
 4.1.1 Interface Trap Creation 92
 4.1.2 Oxide Charge Trapping 92
 4.1.3 Hole Fluence 93
 4.1.4 Neutral Electron Trap Generation 96
 4.1.5 Stress-Induced Leakage Current 97
 4.1.6 Trap Generation Mechanism: Discussion..... 100
4.2 Oxide Breakdown 102
 4.2.1 Breakdown Modeling 102
 4.2.2 Soft Breakdown 105
4.3 Breakdown Acceleration Models 107
 4.3.1 Voltage or Field Extrapolation 108

4.3.2 Temperature Dependence of Breakdown 110
 4.3.3 Oxide Reliability Predictions 111
 4.4 Conclusion 111
 References 111

Part II Transition to Silicon Oxynitrides

5 Gate Dielectric Scaling to 2.0–1.0 nm: SiO₂ and Silicon Oxynitride

S.-H. Lo, Y. Taur 123
 5.1 Device Requirements on Gate Dielectric Scaling 123
 5.2 Definition of Gate Dielectric Thickness 127
 5.2.1 Electron Distribution in Accumulation and Inversion Layers 127
 5.2.2 Polysilicon Gate Depletion Effect 127
 5.2.3 Gate Capacitance and Equivalent Oxide Thickness (EOT) Determination 130
 5.3 Tunneling Current of SiO₂ 132
 5.3.1 Modeling Electron Tunneling from Quasi-bound States 133
 5.3.2 Tunneling Current as a Function of Thickness 133
 5.4 Tunneling Currents of Silicon Oxynitride 135
 5.5 Application Dependence of Gate Dielectric Limit 137
 References 140

6 Optimal Scaling Methodologies and Transistor Performance

T. Skotnicki, F. Boeuf 143
 6.1 Introduction 143
 6.2 Scaling and Device Physics 145
 6.2.1 MASTAR Model 145
 6.2.2 Voltage-Doping Transformation 148
 6.2.3 Short-Channel Effect (SCE) 150
 6.2.4 Drain-Induced Barrier Lowering (DIBL) 151
 6.2.5 Junction Depth Effect 151
 6.2.6 Understanding the “Good Design Rules” 153
 6.3 Limitations of Conventional Scaling 154
 6.3.1 Limitations Menacing the V_{th}/V_{dd} Scaling 154
 6.3.2 Limitations Menacing the T_{ox-el}/L Scaling 155
 6.3.3 Limitations Menacing the X_j/L Scaling 161
 6.3.4 Limitations Menacing the T_{dep}/L Scaling 163
 6.3.5 Impact on the Roadmap 163
 6.4 Extending Validity of Moore’s Law 165
 6.4.1 Strategies Based on Increased Gate Drive ($V_{dd}-V_{th}$) 165
 6.4.2 Strategies Based on Even More Aggressive Scaling 169

XII Contents

6.4.3 Strategies Based on New Materials 176
6.4.4 Strategies Based on Improvements
of Device Architecture 182
6.4.5 How Far Can We Go
and How Much Should We Pay? 187
6.5 Conclusions 190
References 192

**7 Silicon Oxynitride Gate Dielectric
for Reducing Gate Leakage and Boron Penetration
Prior to High-k Gate Dielectric Implementation**

H.-H. Tseng 195
7.1 Introduction 195
7.2 Integrated RTCVD Oxynitride (ION) Process 197
7.2.1 Experiment 197
7.2.2 Results and Discussion 198
7.3 JVD Nitride 207
7.3.1 Experiment 207
7.3.2 Results and Discussion 207
7.4 DPN Oxynitride 211
7.4.1 Experiment 211
7.4.2 Results and Discussion 212
7.5 Conclusion 218
References 219

Part III Transition to High-k Gate Dielectrics

**8 Alternative Dielectrics for Silicon-Based Transistors:
Selection Via Multiple Criteria**

J.-P. Maria 223
8.1 Introduction 223
8.2 Discussion 226
8.2.1 Development of Selection Criteria 226
8.2.2 Application of the Selection Criteria 239
8.3 Conclusions 247
References 248

**9 Materials Issues for High-k Gate Dielectric Selection
and Integration**

R.M. Wallace, G.D. Wilk 253
9.1 Introduction 253
9.1.1 Improved Performance Through Scaling 254
9.1.2 Leakage Current and Power 256
9.2 MIS (Metal-Insulator-Semiconductor) Structures 257
9.2.1 Issues for Interface Engineering 257

9.2.2 High-k Device Modeling and Transport 260

9.3 Materials Properties and Integration Considerations 261

9.3.1 Permittivity and Barrier Height 261

9.3.2 Thermodynamic Stability on Si 266

9.3.3 Interface Quality 269

9.3.4 Film Morphology 270

9.3.5 Gate Compatibility 272

9.3.6 Process Compatibility 275

9.3.7 Reliability 276

9.4 Conclusions 277

References 277

10 Designing Interface Composition and Structure in High Dielectric Constant Gate Stacks

G.N. Parsons 287

10.1 Introduction 287

10.2 Thermodynamic Stability of Dielectrics on Silicon 290

10.2.1 Silicide Formation and SiO Evolution During Post-deposition Processing 290

10.2.2 Affect of Excess Oxygen on Final State Energetics 292

10.2.3 Chemical Mechanisms in Silicon Interface Oxidation 295

10.3 Kinetic Rate Processes During Metal Oxide Deposition 297

10.3.1 Driving Forces for Reactions During Metal Oxide Deposition on Clean Silicon 297

10.3.2 Role of Surface Pre-treatment and Passivation 300

10.3.3 Important Issues 303

10.4 Gate Electrode/Dielectric Interfaces 304

10.4.1 Polysilicon/Dielectric Interfaces 304

10.4.2 Metal/Dielectric Interfaces 304

10.5 Conclusion 305

References 306

11 Electronic Structure of Alternative High-k Dielectrics

G. Lucovsky, J.L. Whitten 311

11.1 Introduction 311

11.2 SiO₂ and the Si-SiO₂ Interface 313

11.2.1 Interfacial Transition Regions Between Crystalline Si and Non-crystalline SiO₂ 313

11.2.2 Local Atomic Structure of SiO₂ 315

11.2.3 Electronic Structure of SiO₂ 316

11.2.4 Local Atomic Structure of the Si-SiO₂ Interface 319

11.3 Alternative Dielectrics 322

11.3.1 Classification of High-K Non-crystalline Dielectrics 322

11.4 Electronic Structure of Transition Metal Dielectrics 327

11.4.1	Empirical Correlations Between Electronic Structure and Atomic d-State Energies	327
11.4.2	Extension of Ab Initio Calculations to Transition Metal Oxides	330
11.5	Experimental Studies of Electronic Structure	333
11.5.1	Valence Band	333
11.5.2	Anti-bonding Conduction Band States of TM Oxides	333
11.5.3	TM and RE Alloys	335
11.5.4	XPS and AES Results for Zr Silicates	339
11.5.5	Trapping at Transition Metal Atoms in $\text{Al}_2\text{O}_3\text{-Ta}_2\text{O}_5$ Alloys	347
11.6	Interface Electronic Structure Applied to Direct Tunneling in Silicate Alloys	348
11.7	Conclusion	353
	References	355

12 Physicochemical Properties of Selected 4d, 5d, and Rare Earth Metals in Silicon

<i>A.A. Istratov, E.R. Weber</i>	359
12.1	Introduction	359
12.2	Crystal Lattice Site of 4d, 5d, and Rare Earth Metals in Silicon	360
12.3	Solubility of 4d, 5d, and Rare Earth Metals in Silicon	361
12.4	Diffusivity of 4d, 5d, and Rare Earth Elements in Silicon	362
12.4.1	Diffusivity of Pr, Sr, Ba, Zr, and Hf	362
12.4.2	Diffusivity of Er, Pm, Yb, Tb, Ho, and Mo in Silicon	364
12.4.3	Diffusivity of Heavy Metals in Silicon: A Discussion	367
12.5	Energy Levels in the Band Gap	368
12.5.1	Energy Levels of Y, Zr, and Hf	368
12.5.2	Electrical Levels of Mo, Nb, Ta, and W	369
12.5.3	Electrical Levels of the Rare Earth Elements: Er, Tb, Ho, or Dy	370
12.6	Effect of 4d, 5d, and Rare Earth Metals on Minority Carrier Recombination Lifetime and Device Performance	372
12.7	Summarizing Discussion	374
	References	375

13 High-k Gate Dielectric Deposition Technologies

<i>J.P. Chang</i>	379
13.1	Atomic Layer Deposition	380
13.1.1	Technology Description	380
13.1.2	Chemical Reaction Mechanisms and Precursors	381
13.1.3	Processing Reactors and Chemical Delivery System	387
13.1.4	Film Composition, Microstructure, and Electrical Results	391

13.2	Chemical Vapor Deposition	391
13.2.1	Technology Description	391
13.2.2	Chemical Reaction Mechanisms and Kinetics	392
13.2.3	Processing Reactors and Chemical Delivery System	392
13.2.4	Film Composition, Microstructure, and Electrical Results	393
13.3	Plasma-Enhanced Atomic Layer Deposition	393
13.3.1	Technology Description	393
13.3.2	Chemical Reaction Mechanisms and Kinetics	394
13.3.3	Processing Reactors and Chemical Delivery System	395
13.3.4	Film Composition, Microstructure, and Electrical Results	396
13.4	Plasma Enhanced Chemical Vapor Deposition	396
13.4.1	Technology Description	396
13.4.2	Chemical Reaction Mechanisms and Kinetics	397
13.4.3	Processing Reactors and Chemical Delivery System	397
13.4.4	Film Composition, Microstructure, and Electrical Results	399
13.5	Physical Vapor Deposition	399
13.5.1	Technology Description	399
13.5.2	Chemical Reaction Mechanisms and Kinetics	400
13.5.3	Processing Reactors and Chemical Delivery System	401
13.5.4	Film Composition, Microstructure, and Electrical Results	401
13.6	Molecular Beam Epitaxy	403
13.6.1	Technology Description	403
13.6.2	Chemical Reaction Mechanisms and Kinetics	403
13.6.3	Processing Reactors and Chemical Delivery System	404
13.6.4	Film Composition, Microstructure, and Electrical Results	404
13.7	Ion Beam Assisted Deposition	404
13.7.1	Technology Description	404
13.7.2	Chemical Reaction Mechanisms and Kinetics	404
13.7.3	Processing Reactors and Chemical Delivery System	405
13.7.4	Film Composition, Microstructure, and Electrical Results	405
13.8	Sol-gel Deposition	405
13.8.1	Technology Description	405
13.8.2	Chemical Reaction Mechanisms and Kinetics	406
13.8.3	Processing Reactors and Chemical Delivery System	406
13.8.4	Film Composition, Microstructure, and Electrical Results	406
13.9	Summary	406
	References	407

14 Issues in Metal Gate Electrode Selection for Bulk CMOS Devices

V. Misra 415

14.1 Background 415

14.2 Metal Gate Selection Criteria 416

14.3 Other Challenges with Metal Gates 418

14.4 Metal Gate Candidates for NMOS Devices 419

 14.4.1 Metal Nitrides 419

 14.4.2 Metal Silicon Nitrides 423

 14.4.3 Binary Metal Alloys 425

14.5 Metal Candidates for PMOS Devices 430

14.6 Metals on High-k Dielectrics 430

14.7 Conclusion 431

References 432

15 CMOS IC Fabrication Issues for High-k Gate Dielectric and Alternate Electrode Materials

L. Colombo, A.L.P. Rotondaro, M.R. Visokay, J.J. Chambers 435

15.1 Introduction 435

15.2 The “Standard” CMOS Flow 436

 15.2.1 Isolation 436

 15.2.2 Well and Channel Doping 438

 15.2.3 Gate Dielectric/Gate Stack 438

 15.2.4 Source and Drain 440

 15.2.5 Silicide and Contact 440

15.3 Insertion of High-k Gate Dielectric into the CMOS Flow 442

 15.3.1 High-k Materials as a Substitute for SiON 442

 15.3.2 Interactions
 with/During the Gate Electrode Deposition 444

 15.3.3 Gate Electrode Etch Concerns – Stopping on High-k 445

 15.3.4 Surface Preparation (Cleans) in the Presence
 of High-k Materials 445

 15.3.5 Poly Silicon Oxidation 445

 15.3.6 Source and Drain Extension Formation 446

 15.3.7 Spacer Formation 446

 15.3.8 Source and Drain Formation 447

 15.3.9 Silicidation 448

 15.3.10 Contact and Metallization –
 Low Temperature Processes 448

 15.3.11 Sinter 448

15.4 Alternative Electrode Materials 449

 15.4.1 The Need for Alternative Electrode Materials 449

 15.4.2 Material Classes Under Consideration
 as Alternative Electrode Materials 450

 15.4.3 Dual Work Function Gate Stack Implementation 457

15.5 Integration of High-k Gate Dielectrics and Metal Gates
 into Advanced Devices 461
 15.5.1 Advanced Planar Integration Schemes..... 461
 15.5.2 Advanced Non-planar Integration Schemes 466
 15.6 Conclusions..... 470
 References 471

**16 Characterization and Metrology
 of Medium Dielectric Constant Gate Dielectric Films**

A.C. Diebold, W.W. Chism 483
 16.1 Introduction 483
 16.2 Structural and Chemical Characterization
 of Medium ϵ Film Stacks 486
 16.2.1 Characterization Methods 487
 16.2.2 Structure/Function Relationships..... 500
 16.2.3 Characterization Results for Medium κ 501
 16.3 Optical Models for Medium κ Films 503
 References 517

**17 Electrical Measurement Issues
 for Alternative Gate Stack Systems**

G.A. Brown 521
 17.1 Introduction 521
 17.2 Capacitance–Voltage Measurement 522
 17.2.1 Overview 522
 17.2.2 Background 523
 17.2.3 Definition of Capacitance..... 524
 17.2.4 Measurement of Capacitance and Its Output
 in Series or Parallel Mode 528
 17.2.5 More Complex Equivalent Circuits 531
 17.2.6 Additional Capacitance-Related Measurement Topics
 for High-k Gate Stacks 537
 17.2.7 Practical Capacitance Measurement Issues..... 544
 17.3 Analysis of Device/Material Parameters
 from Established C–V Data..... 548
 17.4 Current-Voltage Measurement 551
 17.4.1 Parasitic Series Resistance 551
 17.4.2 Temperature Dependence 553
 17.4.3 Time Dependence Effects..... 553
 17.5 Determination of DC Conduction Mechanisms 556
 17.6 Sample Design and Preparation Issues 560
 17.7 Conclusion 562
 References 562

18 High-k Gate Dielectric Materials

Integrated Circuit Device Design Issues

Y.-Y. Fan, S.P. Mudanai, W. Chen, L.F. Register, S.K. Banerjee 567

18.1 Introduction 567

18.2 Fundamental Issues on Gate Capacitance
and Current Modeling 568

 18.2.1 Models 568

 18.2.2 ZrO₂ and HfO₂ NMOSCAP C_g , I_g - V_g Analysis 574

 18.2.3 Conclusions for Fundamental Issues
 on Gate Capacitance and Current Modeling 579

18.3 Wave Function Penetration Effect Issues 579

 18.3.1 Quantum Transmitting Boundary (QTBM) Method 580

 18.3.2 Effects on Quantization 583

 18.3.3 High-k Tunneling Gate Currents Trend Study 584

 18.3.4 Wave Function Penetration Effects
 on Gate Capacitance 586

18.4 Maxwell–Wagner Effects and Power Law Dispersion 591

 18.4.1 Interfacial Polarization in High-k Gate Stacks 591

 18.4.2 Power Law Dispersion and Its Impact
 on Device Performance 597

 18.4.3 Conclusions for Maxwell–Wagner Effects
 and Power Law Dispersion 602

18.5 Conclusions 602

References 603

**Part IV Future Directions
for Ultimate Scaling Technology Generations**

19 High-k Crystalline Gate Dielectrics:

A Research Perspective

F.J. Walker, R.A. McKee 607

19.1 Introduction 607

19.2 The Path to the Perovskites and COS 610

 19.2.1 MBE 610

 19.2.2 Rules for COS 612

19.3 The Material System of COS 614

 19.3.1 Alkaline Earth Metal Silicide 615

 19.3.2 Alkaline Earth Oxides 616

 19.3.3 Perovskites 617

19.4 The Implementation of COS 619

 19.4.1 Layer-Sequenced COS Growth 619

 19.4.2 The Importance of the Silicide 625

 19.4.3 Alkaline Earth Metal 628

 19.4.4 Oxide Growth 628

19.5 Electrical Properties 629
 19.5.1 Band Offset 630
 19.5.2 Interface Traps 631
 19.5.3 Channel Mobility 633
 19.6 Conclusion 634
 References 635

**20 High-k Crystalline Gate Dielectrics:
 An IC Manufacturer’s Perspective**

R. Droopad, K. Eisenbeiser, A.A. Demkov 639
 20.1 Introduction 639
 20.2 Theoretical Overview 644
 20.3 Perovskite Surface 644
 20.4 Oxide Deposition 647
 20.5 Growth Template 648
 20.6 Substrate Preparation 649
 20.7 Initial Nucleation 650
 20.8 Stability of the Interface 653
 20.9 Structural Properties 654
 20.10 Band Discontinuity 658
 20.11 Device Results 661
 20.12 Conclusion 663
 References 664

21 Advanced MOS-Devices

*J. Bokor, T.-J. King, J. Hergenrother, J. Bude, D. Muller,
 T. Skotnicki, S. Monfray, G. Timp* 667
 21.1 Introduction 667
 21.1.1 Prospectus 672
 21.2 The Ballistic Nanotransistor 674
 21.3 Vertical Replacement Gate MOSFET 681
 21.4 The Double-Gate FinFET 688
 21.5 Silicon-On-Nothing MOSFETs 692
 21.6 Conclusion 701
 References 702

Index 707