Hardware-in-the-Loop Simulation
A Scalable, Component-based, Time-triggered Hardware-in-the-loop Simulation Framework
(Sprache: Englisch)
Safety-critical real-time systems must guarantee correct operation in all operational conditions - even if these conditions are very unlikely to occur (rare events). Hardware-in-the-Loop (HiL) simulation is a common validation technique of real-time...
Leider schon ausverkauft
versandkostenfrei
Buch
Fr. 94.00
inkl. MwSt.
- Kreditkarte, Paypal, Rechnungskauf
- 30 Tage Widerrufsrecht
Produktdetails
Produktinformationen zu „Hardware-in-the-Loop Simulation “
Klappentext zu „Hardware-in-the-Loop Simulation “
Safety-critical real-time systems must guarantee correct operation in all operational conditions - even if these conditions are very unlikely to occur (rare events). Hardware-in-the-Loop (HiL) simulation is a common validation technique of real-time systems. In an HiL simulation the environment of a System-Under-Test (SUT) is simulated by an assigned HiL simulator. Thereby, the SUT interacts with the HiL simulator in real-time which necessitates a model of time and interfaces of the HiL simulator that are identical to the model of time and the interfaces of the SUT. In this book an HiL simulation framework is proposed that allows predictable interaction of a distributed HiL simulator and an SUT. This HiL simulation framework comprises configurable simulation components which are interconnected via a time-triggered interaction mechanism. Information flow between the HiL simulator and the SUT is strictly controlled by the progression of synchronized global time and bound to a priori known latency and jitter. This book addresses researchers and engineers in safety-critical domains such as the avionics or automotive industries.
Autoren-Porträt von Martin Schlager
Schlager, MartinMartin Schlager received a master degree in computer sciences and a doctoral degree in technical sciences, both from the Vienna University of Technology. He is affiliated with TTTech Computertechnik AG since 2001, being in charge of R&D project coordination of national and European research projects. Martin Schlager is member of the IEEE.
Bibliographische Angaben
- Autor: Martin Schlager
- 2008, 156 Seiten, Masse: 15 x 22 cm, Kartoniert (TB), Englisch
- Verlag: VDM Verlag Dr. Müller e.K.
- ISBN-10: 3836462168
- ISBN-13: 9783836462167
- Erscheinungsdatum: 20.11.2013
Sprache:
Englisch
Kommentar zu "Hardware-in-the-Loop Simulation"
0 Gebrauchte Artikel zu „Hardware-in-the-Loop Simulation“
Zustand | Preis | Porto | Zahlung | Verkäufer | Rating |
---|
Schreiben Sie einen Kommentar zu "Hardware-in-the-Loop Simulation".
Kommentar verfassen